openHSU logo
Log In(current)
  1. Home
  2. Helmut-Schmidt-University / University of the Federal Armed Forces Hamburg
  3. Publications
  4. 3 - Publication references (without full text)
  5. A Flexible Multi-Channel Feedback FxLMS Architecture for FPGA Platforms

A Flexible Multi-Channel Feedback FxLMS Architecture for FPGA Platforms

Publication date
2021
Document type
Conference paper
Author
Klemd, Alexander
Klauer, Bernd  
Timmermann, Johannes  
Sachau, Delf  
Organisational unit
Technische Informatik  
Mechatronik  
DOI
10.1109/FPL53798.2021.00063
URI
https://openhsu.ub.hsu-hh.de/handle/10.24405/14214
Conference
31st International Conference on Field-Programmable Logic and Applications (FPL) 2021
Publisher
IEEE
Book title
31st International Conference on Field-Programmable Logic and Applications
ISBN
978-1-6654-3759-2
First page
319
Last page
326
Part of the university bibliography
✅
Additional Information
Language
English
Keyword
ANC
VHDL
Feedback FxLMS
Multiple Channels
Active Headrest
Hardware Design
FPGA
Abstract
The most used algorithm in active noise control (ANC) applications is the filtered-x least mean square (FxLMS). For large scale systems with multiple inputs and outputs the computational demand of the FxLMS is rising rapidly. Conventional solutions, running on digital signal processors (DSPs), have limitations in parallel computing. In this work a parameterizable multiple input-multiple output (MIMO) feedback FxLMS architecture for field-programmable gate array (FPGA) platforms is presented that can easily be optimized for high-performance or resource efficient computation. The implementation is validated in a real-time practical application using an active headrest with 2 x 2 channels. The noise reduction is evaluated over various configurations with increasing performance and the respective synthesis results are presented. Here the noise reduction does benefit from the additional computational performance gains. An additional configuration with 11 x 11 channels and filter lengths of 2049 at a sample rate of 40 kHz is shown as a benchmark on high-end FPGAs.
Version
Not applicable (or unknown)
Access right on openHSU
Metadata only access

  • Privacy policy
  • Send Feedback
  • Imprint